Advanced Search



22 results found in all.
index Title
16Correlation power attack on a message authentication code based on SM3
Author(s):Ye Yuan, Kai-ge Qu, Li-ji Wu, Jia-wei Ma, Xiang-min Zhang  Clicked:6371  Download:2041  Cited:0  <Full Text>  <PPT> 1409
Frontiers of Information Technology & Electronic Engineering  2019 Vol.20 No.7 P.930-945  DOI:10.1631/FITEE.1800312
17Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA
Author(s):Vijay Dahiphale, Gaurav Bansod, Ankur Zambare, Narayan Pisharoty  Clicked:5420  Download:2393  Cited:0  <Full Text>  <PPT> 1417
Frontiers of Information Technology & Electronic Engineering  2020 Vol.21 No.4 P.615-628  DOI:10.1631/FITEE.1800681
18Dynamic analysis, FPGA implementation, and cryptographic application of an autonomous 5D chaotic system with offset boosting
Author(s):Sifeu Takougang Kingni, Karthikeyan Rajagopal, Serdar Çiçek, Ashokkumar Srinivasan, Anitha Karthikeyan  Clicked:5922  Download:3423  Cited:0  <Full Text>
Frontiers of Information Technology & Electronic Engineering  2020 Vol.21 No.6 P.950-961  DOI:10.1631/FITEE.1900167
19Implementation of PRINCE with resource-efficient structures based on FPGAs
Author(s):Lang Li, Jingya Feng, Botao Liu, Ying Guo, Qiuping Li  Clicked:5438  Download:3760  Cited:0  <Full Text>  <PPT> 1098
Frontiers of Information Technology & Electronic Engineering  2021 Vol.22 No.11 P.1505-1516  DOI:10.1631/FITEE.2000688
20A BCH error correction scheme applied to FPGA with embedded memory
Author(s):Yang Liu, Jie Li, Han Wang, Debiao Zhang, Kaiqiang Feng, Jinqiang Li  Clicked:4479  Download:3140  Cited:0  <Full Text>  <PPT> 1416
Frontiers of Information Technology & Electronic Engineering  2021 Vol.22 No.8 P.1127-1139  DOI:10.1631/FITEE.2000323
21Dynamic power-gating for leakage power reduction in FPGAs
Author(s):Hadi JAHANIRAD  Clicked:1107  Download:1388  Cited:0  <Full Text>  <PPT> 180
Frontiers of Information Technology & Electronic Engineering  2023 Vol.24 No.4 P.582-598  DOI:10.1631/FITEE.2200084
22Design and verification of an FPGA programmable logic element based on Sense-Switch pFLASH
Author(s):Zhengzhou CAO, Guozhu LIU, Yanfei ZHANG, Yueer SHAN, Yuting XU  Clicked:175  Download:152  Cited:0  <Full Text>  <PPT> 27
Frontiers of Information Technology & Electronic Engineering  2024 Vol.25 No.4 P.485-499  DOI:10.1631/FITEE.2300454
Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - 2024 Journal of Zhejiang University-SCIENCE